



**UNITED STATES DEPARTMENT OF COMMERCE**  
**United States Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. |
|-----------------|-------------|----------------------|---------------------|
|-----------------|-------------|----------------------|---------------------|

09/222,524 12/28/98 MATSUDA

S NEC-N98039

MM91/0626

EXAMINER

NORMAN P SOLOWAY  
HAYES SOLOWAY HENNESSEY GROSSMAN &  
HAGE  
175 CANAL STREET  
MANCHESTER NH 03101

FAREKH, N

ART UNIT

PAPER NUMBER

2811

DATE MAILED:

06/26/01

**Please find below and/or attached an Office communication concerning this application or proceeding.**

**Commissioner of Patents and Trademarks**

# Office Action Summary

Application No.  
09/222,524

Applicant(s)  
Shulchi

Examiner  
Nitin Parekh

Art Unit  
2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

1) ☒ Responsive to communication(s) filed on Apr 23, 2001

2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

## Disposition of Claims

4) ☒ Claim(s) 21-44 is/are pending in the applica

4a) Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from considera

5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.

6) ☒ Claim(s) 21-44 is/are rejected.

7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.

8) ☐ Claims \_\_\_\_\_ are subject to restriction and/or election requirem

## Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.

11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved.

12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. § 119

13) ☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

a) ☒ All b) ☐ Some\* c) ☐ None of:

1. ☒ Certified copies of the priority documents have been received.

2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_

3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\*See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

## Attachment(s)

15) ☒ Notice of References Cited (PTO-892)

18) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_

16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

19) ☐ Notice of Informal Patent Application (PTO-152)

17) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s). 7, 11

20) ☐ Other:

Art Unit: 2811

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 21, 24, 27, 30, 33, 36, 39 and 42 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA) in view of Rostoker (US Pat. 5399898), Higgins, III (US Pat. 6064114) and further in view of Liang (US Pat. 5952726).

Regarding claim 21, the APA discloses a semiconductor device comprising:

- a wiring substrate/tab automated bonding (TAB) substrate/film carrier having a predetermined pattern of wiring formed on one surface and having a number of through-holes
- a semiconductor chip disposed on the other surface of the wiring substrate having chip electrodes and a wiring layer
- a number of bumps formed respectively in through-holes in conforming relationship with the chip electrodes and electrically connecting the wiring with the electrode, and
- an external bump pad electrically connected through the wiring layer to the chip electrodes.

Art Unit: 2811

The admitted prior art fails to specify the semiconductor chip having two or more chip electrodes in a common wiring layer and arranging them from the edge of the chip towards it's inner side. Rostoker teaches using a semiconductor device with a variety of internal connections where two electrodes (222 c and d in chip 224; Fig. 2b) are connected to a common wiring layer (Fig. 2b; Col. 11, line 23-Col. 12, line 13) in a flip-chip assembly. Higgins, III teaches using a conventional grid/pattern of chip electrodes/bumps in a variety of configurations with different parameters such as pitch/dimension, number of electrodes, etc. where the chip electrodes are arranged from the edge of the chip towards it's inner side or parallel to the edge of the chip (Fig. 2: Col. 2, line 42; Fig. 4-6; Col. 5, line 1-45; Col. 2-5). Therefore, it would have been obvious to a person of ordinary skill in the art to provide two or more chip electrodes in a common wiring layer in the semiconductor chip and arranging them from the edge of the chip towards it's inner side to increase the internal connection capability using Rostoker and Higgins, III's teachings in the admitted prior art.

Regarding claim 24, the admitted prior art in view of Rostoker and Higgins, III fails to specify the chip electrodes comprising at least one kind of terminal selected from ground, power-source and signal terminals of the semiconductor chip. Liang teaches using the chip electrodes comprising ground, power-source and signal terminals of the semiconductor chip in a flip-chip assembly (Fig. 4A-C; Col. 2-9; Fig. 1-7). Therefore, it would have been obvious to a person of ordinary skill in the art to incorporate the chip electrodes comprising at least one kind of terminal

Art Unit: 2811

selected from ground, power-source and signal terminals of the semiconductor chip to meet the electrical/design requirements using Liang's design in the admitted prior art in view of Rostoker and Higgins, III.

The combined teachings of the APA, Rostoker, Higgins, III and Liang apply to claims 27, 30; 33, 36; and 39, 42 as explained above for claims 21 and 24 respectively.

3. Claims 22, 25, 28, 31, 34, 37, 40 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA) in view of Rostoker (US Pat. 5399898), Higgins, III (US Pat. 6064114) and further in view of Fulcher (US Pat. 5686764) and Liang (US Pat. 5952726).

Regarding claim 22, the admitted prior art fails to show an arrangement of the chip electrodes being parallel to an edge of the chip and the wiring being bent at least one position. As explained above for claim 21, Rostoker teaches using a semiconductor device with a variety of internal connections where two electrodes (222 c and d in chip 224; Fig. 2b) are connected to a common wiring layer (Fig. 2b; Col. 11, line 23-Col. 12, line 13) in a flip-chip assembly. Higgins, III teaches using a conventional grid/pattern of chip electrodes/bumps in a variety of configurations with different parameters such as pitch/dimension, number of electrodes, etc. where the chip electrodes are arranged from the edge of the chip towards it's inner side or parallel to the edge of

Art Unit: 2811

the chip (Fig. 2: Col. 2, line 42; Fig. 4-6; Col. 5, line 1-45; Col. 2-5). Fulcher teaches using I/O, power/signal wiring layout with patterns of different dimensions, shapes where the wiring is bent at various positions (Fig. 4A; Col. 7, line 10) in a flip chip substrate/tape to achieve the electrical performance requirements (Fig. 3-8, Col. 3-5). The cited reference by Liang teaches using power/signal wiring layout with patterns of different dimensions, shapes where the wiring is bent at various positions (Fig. 4A; Col. 7, line 10) to meet the chip design ground rules (Fig. 1-4, Col. 3-9). Therefore, it would have been obvious to a person of ordinary skill in the art to select an arrangement of the chip electrodes where they are arranged parallel to an edge of the chip and the wiring is bent at least one position to achieve the electrical performance using Fulcher's substrate design in the admitted prior art in view of Rostoker and Higgins, III.

Regarding claim 25, the admitted prior art in view of Rostoker and Higgins, III fails to specify the chip electrodes comprising at least one kind of terminal selected from ground, power-source and signal terminals of the semiconductor chip. Liang (Fig. 4A-C; Col. 2-9; Fig. 1-7) and Fulcher (Fig. 2; Col. 3, line 30) teach using the chip electrodes comprising ground, power-source and signal terminals of the semiconductor chip in a flip-chip assembly. Therefore, it would have been obvious to the person of ordinary skill in the art to incorporate the chip electrodes comprising at least one kind of terminal selected from ground, power-source and signal terminals of the semiconductor chip to meet the electrical/design requirements using Liang and Fulcher's design in the admitted prior art in view of Rostoker and Higgins, III.

Art Unit: 2811

The combined teachings of the APA, Rostoker, Higgins, III, Fulcher and Liang apply to claims 28, 31; 34, 37; and 40, 43 as explained above for claims 22 and 25 respectively.

4. Claims 23, 26, 29, 32, 35, 38, 41 and 44 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (APA) in view of Rostoker (US Pat. 5399898), Higgins, III (US Pat. 6064114) and further in view of Liang (US Pat. 5952726) and Fulcher (US Pat. 5686764).

Regarding claim 23, the admitted prior art fails to specify the chip electrodes being parallel to an edge of the chip and the wiring having an end width larger than an interelectrode distance between the chip electrodes. As explained above for claims 21 and 22, the APA in view of Rostoker, Higgins, III (US Pat. 6064114) and further in view of Fulcher teach using a variety of arrangements and shapes/dimensions of electrode layout and wiring patterns to achieve the electrical performance and design ground rules. The cited reference by Bertolet et al teach using a variety of shapes/dimensions and end widths of wiring pattern/pad (Fig. 3) to meet the bonding requirements. Therefore, it would have been obvious to a person of ordinary skill in the art to select an arrangement of the chip electrodes where they are arranged parallel to an edge of the chip and the wiring dimension which has an end width larger than an interelectrode distance between the chip electrodes to achieve the electrical performance and design requirements using Fulcher's substrate design in the admitted prior art in view of Rostoker and Higgins, III.

Art Unit: 2811

Regarding claim 26, the admitted prior art in view of Rostoker and Higgins, III fails to specify the chip electrodes comprising at least one kind of terminal selected from ground, power-source and signal terminals of the semiconductor chip. Liang (Fig. 4A-C; Col. 2-9; Fig. 1-7) and Fulcher (Fig. 2; Col. 3, line 30) teach using the chip electrodes comprising ground, power-source and signal terminals of the semiconductor chip in a flip-chip assembly. Therefore, it would have been obvious to a person of ordinary skill in the art to incorporate the chip electrodes comprising at least one kind of terminal selected from ground, power-source and signal terminals of the semiconductor chip to meet the electrical/design requirements using Liang and Fulcher's design in the admitted prior art in view of Rostoker and Higgins, III.

The combined teachings of the APA, Rostoker, Higgins, III, Fulcher and Liang apply to claims 29, 32; 35, 38; and 41, 44 as explained above for claims 24 and 26 respectively.

#### ***Response to Arguments***

5       Applicant's arguments with respect to claims 21-44 have been considered but are moot in view of the new ground(s) of rejection.



Art Unit: 2811

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number is (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

Nitin Parekh

06-22-01

  
TOM THOMAS  
SUPERVISORY PATENT EXAMINER